



## UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS  
UNITED STATES PATENT AND TRADEMARK OFFICE  
WASHINGTON, D.C. 20231  
www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 9897

<b>SERIAL NUMBER</b> 09/964,030	<b>FILING DATE</b> 09/26/2001 <b>RULE</b>	<b>CLASS</b> 703	<b>GROUP ART UNIT</b> 2123	<b>ATTORNEY DOCKET NO.</b> L13.12-0117/99-369
------------------------------------	---	---------------------	-------------------------------	--

**APPLICANTS**

Partha P. Datta Ray, Saratoga, CA;  
Mikhail I. Grinchuk, Mountainview, CA;  
Pedja Raspopovic, Raleigh, CA;

**\*\* CONTINUING DATA \*\*\*\*\***

THIS APPLN CLAIMS BENEFIT OF 60/236,953 09/29/2000, *Yes, T.P.*

**\*\* FOREIGN APPLICATIONS \*\*\*\*\***

*None, T.P.*

**IF REQUIRED, FOREIGN FILING LICENSE GRANTED**

**\*\* 10/23/2001**

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	<b>STATE OR COUNTRY</b> CA	<b>SHEETS DRAWING</b> 5	<b>TOTAL CLAIMS</b> 28	<b>INDEPENDENT CLAIMS</b> 4
35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after Allowance <i>Shafhan</i> Verified and Acknowledged Examiner's Signature Initials				

**ADDRESS**

Leo J. Peters  
LSI LOGIC CORPORATION  
M/S D-106  
1551 McCarthy Boulevard  
Milpitas, CA 95035

**TITLE**

Method and apparatus for adaptive timing optimization of an integrated circuit design

<b>FILING FEE RECEIVED</b> 934	<b>FEES: Authority has been given in Paper</b> No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:	<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit
-----------------------------------	--	---